CHERI or Capability Hardware Enhanced RISC Instructions has been a joint research project of SRI International and the University of Cambridge to revisit fundamental design choices in hardware and software to dramatically improve system security. CHERI has been strongly supported by the DARPA, UKRI, and the UK Department of Science, Innovation & Technology, for over a decade, enabling robust research and development of critical technologies across a wide array of academic and commercial partners.
This technology is starting to flower and is targeted at both high-performance and embedded devices.
Microsoft has delivered an open-source version of CHERI targeting highly efficient embedded processing, named CHERIoT.
At SCI we are very pleased to partner with Microsoft to leverage this technology and demonstrate key aspects of the technology. Working with the UK's Digital Security by Design consortium, supported by UKRI, we participated in the Technology Access Program 4 (TAP4), to deliver functional Real Time Operating Systems (RTOS) based on FreeRTOS and native CHERIoT RTOS on our FPGA deliver platform.
We need your consent to load the translations
We use a third-party service to translate the website content that may collect data about your activity. Please review the details and accept the service to view the translations.